Advanced computer architecture for large-scale real-time applications.

Wang, Gary Y.; John A. Volpe National Transportation Systems Center (U.S.)

Advanced Search

Select up to three search categories and corresponding keywords using the fields to the right. Refer to the Help section for more detailed instructions.

Search our Collections & Repository

Advanced Search
Custom Query

All these words:

For very narrow results

This exact word or phrase:

When looking for a specific result

Any of these words:

Best used for discovery & interchangable words

None of these words:

Recommended to be used in conjunction with other fields

Language:

Dates

Publication Date Range:

to

Document Data

Title:

Document Type:

Library

Collection:

Series:

People

Author:

Clear All

Query Builder

Query box

Clear All

For additional assistance using the Custom Query please check out our Help Page

i

Advanced computer architecture for large-scale real-time applications.

1973-04-01
By Wang, Gary Y.

[PDF-7.12 MB]

Select the Download button to view the document

This document is over 5mb in size and cannot be previewed

English

Details You May Also Like

Details:

Creators:

Wang, Gary Y.
Corporate Creators:

John A. Volpe National Transportation Systems Center (U.S.)
Subject/TRT Terms:

[+]

Air Traffic Control Data Processing Parallel Processing Real Time Data Processing
Publication/ Report Number:

DOT-TSC-FAA-72-21 ; FAA-RD-72-101

DOT-TSC-FAA-72-21 ; FAA-RD-72-101 Less -
Resource Type:

Tech Report
Corporate Publisher:

United States. Federal Aviation Administration
Abstract:

Air traffic control automation is identified as a crucial problem which provides a complex, real-time computer application environment. A novel computer architecture in the form of a pipeline associative processor is conceived to achieve greater performance improvement over the present air traffic control system by parallel processing. This new processor is structured into a multiprocessor configuration for reliability enhancement. Problems associated with multiprocessors are identified with special emphasis on execution time anomalies and memory conflict. A direct graph model is used for analysis from which simple heuristics are established for memory allocation and dynamic task scheduling to achieve optimal performance with minimal system overhead. These schemes are simulated and the results obtained follow closely the predicted system behavior. The report includes a discussion of the GASP II simulation programming language, and the FORTRAN H-516 simulation program listings for analysis of the proposed processor. (Author)
Format:

PDF
Collection(s):

Volpe Center
Main Document Checksum:

[+]

urn:sha256:e85fc343d51804cb789fc4c04eb404d7883f0567403a92868439cb0071d9e43a
Download URL:

https://rosap.ntl.bts.gov/view/dot/9171/dot_9171_DS1.pdf
File Type:

No Additional Files

More +

Advanced computer architecture for large-scale real-time applications.

Details:

Supporting Files

You May Also Like